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Abstract 
This paper reports onpost-lithography fabrication techniques for sub-micron wide silicon waveguides with vertical and smooth 
sidewalls. Silicon waveguides of 500nm wide and 220nm thick with smooth vertical sidewalls have been fabricated by 
optimizing the ICP reactive ion etching recipe based on SF6/C4F8 chemistry and employing dry thermal oxidation/HF etch and 
low-concentration TMAH etch with relatively high Triton x-100 surfactant concentration. The results show that significant 
reduction in roughness well in sub-nm can be achieved without compromising the verticality of the sidewalls. The rms 
roughnesses of 0.65nm and 0.84nm have been achieved through dry thermal oxidation and TMAH with Triton approaches, 
respectively. 
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1. Introduction 
Fabrication of silicon waveguides and other silicon photonic structures with significantly reduced side wall 
roughness is essential for enabling high performance Si photonics systems, optical physical sensors, and nano-
optical actuators [1]. The sensitivity of silicon based optical resonators and transmission loss in silicon waveguides 
are significantly affected by the scattering loss due to side-wall roughness when the width of silicon waveguide 
reduces to the sub-micron scale [2]. In an attempt to improve performance, a substantial amount of research have 
been directed towards making highly smooth and vertical silicon waveguides. However, most of these works have 
been mainly focused on improving the lithography process that are based on employing various resist qualities [3]. 
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Others,  but limited, have also been reported on post-lithography process based on wet oxidation at high temperature 
[2,4] and high concentration TMAH [4]. However, these approaches do not guarantee vertical sidewall, result in 
highly anisotropic etch, and are susceptible to defects which can contribute to additional propagation loss 
mechanisms. In this paper, we report on post-lithography processes based on dry thermal oxidation at significantly 
lower temperature and very low concentration TMAH (0.5%) with relatively high surfactant concentration(0.1%). 
2. Experiment 
Silicon waveguides are fabricated on SOI wafer with 220nm thick silicon layer and 3μm thick BOX. PMMA 
resist is first patterned on the silicon layer using electron-beam lithography. Chromium film of 15-20nm thickness is 
then evaporated and lifted off to define the Cr mask for ICP-RIE etching on the active silicon layer. Three ICP-RIE 
recipes, listed in Table 1, are used to etch two sets of similar silicon waveguides. The first set of waveguides are 
subjected to dry thermal oxidation at 850Ԩ and 950Ԩ to grow 5nm, 15nm and 22nm thick oxides which are 
consecutively removed by HF. The second set is etched in very low concentration TMAH (0.5% in volume) with 
Triton x-100 surfactant(0.1% in volume) for 20min, 30min and 40min.  The etch rate is at 1nm/min. For both sets of 
waveguides, the reduction in roughness and sidewall verticality are evaluated through AFM and cross-sectional 
SEM images.  
 
Table 1. ICP RIE recipes used for etching 
Recipes 1 2 3 
C4F8 (sccm) 100 75 50 
SF6 (sccm) 50 75 75 
Coil power (W) 150 150 200 
Platen power (W) 50 30 30 
Pressure (mtorr) 40 40 40 
 
3. Result and discussion 
The SEM images of the side, top, and cross-sectional views of one of the fabricated silicon waveguides with 
40nm air gap are shown in Fig. 1 (a), (b) and (c), respectively. These results are obtained after optimizing ICP-RIE 
process for smooth and vertical sidewalls. As it can be seen from the figures, the line-edge, surface, and sidewall 
roughness are small and the sidewalls are vertical. The rms roughnesses of 0.97nm, 2.1nm, and 2.8nm are measured 
for samples etched using recipe 1, 2, and 3, respectively. The three recipes have provided good sidewall verticality 
with the best result achieved with recipe 1 while recipe 2 and 3 showed slightly negative angles.  
 
Fig. 1. 500nm silicon waveguide with 40nm air gap; (a) side view; (b) top view and (c) cross-sectional view 
 
  Fig. 2 plots the measured rms surface roughnesses after growing and removing various thicknesses of silicon 
dioxide. The result indicates that there is an almost linear relationship between the reduction in roughness and the 
oxide thickness. Thicker oxide leads to more reduction in roughness. However, this trend does not continue once the 
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roughness is reduced to 0.65nm or less as evidenced by almost similar roughness measurements on the sample 
etched by recipe 1 for 15nm or thicker oxides. A similar behavior as that of 850oC has been observed for oxidation 
experiments at 950oC.  
 
 
Fig. 2. Measured rms rougness after various duration of dry oxidation at 850oC 
 
The surface topologies and SEM images of silicon waveguide sidewall before and after oxidation are shown in 
Fig. 3 (a), (b), (c) and (d).  The figures clearly indicate a significant improvement in sidewall smoothness as a result 
of oxidation.  The thickness of the oxide plays an important role in the reduction of roughness. Rougher surfaces 
will require thicker oxide to achieve similar improvement. However, growing a thicker oxide can compromise the 
shape of the silicon waveguide. In order to evaluate the effect of thicker oxide onto the shape of the silicon 
waveguide, the cross-sectional SEM image of a silicon waveguide after the removal of oxidation has been taken and 
provided in Fig. 4(a). Apart from small undercuts into the box, the shape of the waveguide remains unchanged. 
 
                                            
 
Fig. 3. AFM surface topology (a) before oxidation; (b) after oxidation; SEM image of sidewall (a) before oxidation; (b) after oxidation 
 
                                
 
Fig. 4. Sidewall verticality after (a) oxidation; (b) TMAH  
 
The roughness improvement for samples etched in the low concentration TMAH (0.5 % in volume) with 
relatively high surfactant Triton X-100 concentration(0.1% in volume) is shown in Fig. 5. The result indicates that 
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significant reduction in roughness occurs within the first 20 minutes or less after which the roughness remains 
almost unchanged. The best roughness that was achieved is 0.8nm for recipe 1. This is slightly higher than the best 
smoothness obtained for oxidation method, but TMAH method is more effective as it reduces roughness faster. 
Moreover, TMAH etch method allows reduction in roughness at room temperature and as a result avoiding possible 
defect formation in silicon waveguides due to thermal oxidation.  As can be seen from Fig 4(b), the sidewall 
verticality of the waveguide is not compromised after TMAH etch with no undercut of the BOX.   
 
               
(a)                                                                                       (b) 
 
     Fig. 5. (a) Measured roughness after TMAH etch for various durations; (b) Scattering loss as a function of Si-WG width  
 
     The scattering loss as a function of silicon waveguide width for various roughness is plotted in Fig. 5(b). It can be 
noted that the scattering loss is very sensitive for narrower waveguides. Hence, surface roughness improvement for 
500nm wide silicon waveguide is critical in order to achieve low-loss waveguides. For example, the propagation loss 
can be reduced by more than 4dB/cm for silicon waveguide of 500nm wide when the roughness is reduced from 
2.1nm to 0.9nm after TMAH etch. The reduction of roughness to 0.65nm and 0.8nm using thermal oxidation/HF 
etch and TMAH etch methods corresponds to only 0.4dB/cm and 0.7dB/cm scattering loss, respectively.  
4. Conclusion 
     In this paper, a post-lithography fabrication technique for achieving a 500nm wide and 220nm thick silicon 
waveguide with vertical and low roughness sidewall is described. The vertical sidewall is achieved by optimizing the 
ICP RIE recipe with SF6/C4F8 chemistry. Dry thermal oxidation/HF etch and low-concentration TMAH with 
relatively high Triton x-100 surfactant concentration are the two methods used to improve the waveguide sidewall 
smoothness. The results show that both methods can reduce the sidewall roughness effectively without 
compromising sidewall verticality. The reduction in roughness to 0.65nm for oxidation/HF etch and 0.8nm for 
TMAH etch have been demonstrated correspond scattering loss of 0.4dB/cm and 0.7dB/cm, respectively. 
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